VHDLTutorial Synthesis vs simulation
Introduction to VHDL
History of VHDL
Naming Conventions
Libraries and packages
Entities
Entity Declaration
Entity Example
Ports
Architectures
Architecture declaration
Architecture example
Configurations
Signals
Signal representation
Multivalued logic representation
Built in data types
Synthesis vs simulation

Logical operators
Assignment statements
Process statements
D Flip flop example code
Finite state machine(FSM)
Finite state machine example
Combinational circuit example code
Quad 2 input MUX example
Seven segment display controller
8 Bit register
32 bit counter
 
 
 
 
 

 

HOME
 

 

 

 

 


All synthesizable designs can be simulated

 

 

 

   Not all simulation designs can be synthesized

 

 

 

   Consider the following VHDL code:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY simple_buffer IS

port(din:in std_logic;
dout:out std_logic);

END simple_buffer;


ARCHITECTURE behavioural1 OF simple_buffer IS
BEGIN
dout <= din AFTER 10 ns;
END behavioural1;

 

The input din is assigned to dout after 10 ns

 

  Can this represent a real-world system?                     YES

 

  Can this be implemented in a device?     PERHAPS

 

  Can this be implemented in all devices?                     NO

 

 

   This architecture can be simulated but not synthesized

 

 

 

   Some VHDL design entry tools only permit the use of synthesizable keywords

 

Most tools understand a synthesizable subset of VHDL93

 

 

Want To Know more with

Video ???

Contact for more learning: webmaster@freehost7com

 

 

 


 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Home