History of VHDL
Naming Conventions
Libraries and packages
Entities
Entity Declaration
Entity Example
Ports
Architectures
Architecture declaration
Architecture example
Configurations
Signals
Signal representation
Multivalued logic representation
Built in data types
Synthesis vs simulation
Logical operators
Assignment statements
Process statements
D Flip flop example code
Finite state machine(FSM)
Finite state machine example
Combinational circuit example code
Quad 2 input MUX example
Seven segment display controller
8 Bit register
32 bit counter
The structure of a VHDL design resembles the structure of a modern, object-oriented software design
• All VHDL designs provide an external interface and an internal implementation
• A VHDL design consists of entities,architectures,and configurations
An entity is a specification of the design‘s external interface
• Entity declarations specify the following:
1. The name of the entity
2. A set of generic declarations specifying instance-specific parameters
3. A set of port declarations defining the inputs and outputs of the hardware design
• Generic declarations and port declarations are optional
Want To Know more with
Video ???
Contact for more learning: webmaster@freehost7com