VHDL Tutorial

Selected signal assigment statements in VHDL
Introduction
Fundamental concepts
Modelling concepts
Elements of behaviour
Elements of structure
Analysis elaboration
Lexical elements
Identifiers
Numbers
Characters and strings 
Syntax descriptions
Constants and variables
Scalar type
Integer types
Floating point types
Time type
Enumeration types
Character types
Boolean type 
Bits type
Standard logic
Sequential statements
Case statements
Loop and exit statements
Assertion statements
Array types & array operations
Architecture bodies
Entity declarations
Behavioral descriptions 
Wait statements
Delta delays
Process statements
Conditional signal assignment 
Selected signal assignment

Structural descriptions
Library and library clauses
Procedures
Procedure parameters
Signal parameters
Default values
Unconstrained array parameter
Functions
Package declarations and bodies
Subprograms in package
Use clauses
Resolved signals and subtypes
Resolved signals and ports
Parameterizing behavior
Parameterizing structure

Selected Signal Assignment Statements

 

The selected signal assignment statement is similar in many ways to the conditional signal assignment statement.   It is a shorthand for a process containing a number of ordinary signal assignments within a case statement The syntax rule is

 

selected_signal_assignment

with expression select

name <= { waveform when choices , }

waveform when choices ;

 

This  statement  allows  us  to  choose  between  a  number  of  waveforms  to  be  as- signed to a signal depending on the value of an expression An example is:

 

with alu_function select

result <=

a + b after Tpd

when alu_add | alu_add_unsigned,

 

a b after Tpd

when alu_sub | alu_sub_unsigned,

 

a and b after Tpd

when alu_and,

 

a or b after Tpd

when alu_or,

 

a after Tpd

when alu_pass_a;

 

A selected signal assignment statement is sensitive to all of the signals in the se-

lector expression and in the expressions on the right of the assignment arrow.   This means that the selected signal assignment above is sensitive to alu_function, a and b.

 

Want To have highly paid VLSI jobs ?? then you may contact at

Contact : webmaster@freehost7com

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Home